

A Nine Level Inverter Using Solar Power Generation

S.Susmitha, R.Amith Raj, V.Sai Ram, P.Raju

¹B.Tech scholars, Dept of EEE, SVS Institute of Technology, Hanamkonda, Warangal, T.S, India

Dr. K. Jaghannath

²Assistant Professor, Dept of EEE, SVS Institute of Technology, Hanamkonda, Warangal, T.S, India**Abstract**

This paper proposes a new Nine Level Inverter for a photovoltaic system. The nine-level inverter is configured using a capacitor selection circuit and a full-bridge power converter, connected in cascade. Since the output of PV array is very low, a DC–DC converter is used to boost the output of PV array. The DC-DC power converter consists of DC-DC boost converter and a transformer to convert the output voltage of the PV array into three independent voltage sources with multiple relationships.

The capacitor selection circuit in the nine-level inverter converts the three output voltage sources of DC–DC power converter into a four-level DC voltage, and the full-bridge power converter further converts this four-level DC voltage into a nine-level AC voltage. In this way, the proposed system can generate a sinusoidal output current that is in phase with the utility voltage and is fed into the utility. The salient features of the proposed nine-level inverter are that only seven power electronic switches are used. The proposed concepts have been verified by MATLAB simulations.

Keywords: Distribution System, Multilevel inverter.**1. Introduction**

Now a day, there is a large scarcity of electric energy in our world and at the same time the demand is also increases. Many distributed power system have been developed to meet this high demand by using renewable energy resources like solar systems, wind energy systems and other distributed energy resources[1]. Photovoltaic technology currently being the most popular solar power technology gives rise to a reliable DC power generation source. The solar energy is becoming more important because it produces less pollution. The cost of fossil fuel is increasing, while the cost of solar arrays is decreasing. Recently small capacity distributed power generation systems using photovoltaic energy may be widely used in residential applications [2].

Photovoltaic system is interconnected to a grid through two power stages, dc-dc converter and dc-ac converter [3]-[4]. Power electronic converters, especially dc/ac PWM converters have been extending their range of use in industry because they provide reduced energy consumption, better system efficiency, improved quality of product, good maintenance and so on. T

he output voltage of a PV array is low; a dc–dc power converter is used in a solar photovoltaic system to boost the output voltage. Fig.1 shows the power conversion process. It should be insure that there is no waste of the energy generated by the PV array because of the important of power conversion efficiency of the power conversion interface. There are mainly two power losses such as conduction losses and switching losses [4].

Conduction loss is due to the use of active devices, and the switching loss is proportional to the voltage changes and the current changes for every switching and switching frequency. For a multilevel inverter, the voltage change in each switching operation is reduced for improving its power conversion efficiency and the switching stress of the active devices [6]-[14]. Multi-level power converter is used to provide more than two voltage levels for achieving less distorted and smoother dc to ac power conversion and it can generate a multiple step voltage waveform with less switching frequency and higher efficiency.

A multilevel inverter is a power electronic device that generates a desired output voltage from several levels of dc voltages as input [16]. When the number of input dc voltage sources is increases, the output voltage waveform approaches a nearly sinusoidal waveform. The main advantages of multi level inverter are its higher output quality, lower harmonic component, better electromagnetic computability, and lower switching losses [6]. There are different multilevel inverter topologies have been proposed.

The two most common topologies are the cascaded H bridge inverter [10], [15] and the Diode-clamped inverter [7]-[9]. The main advantage of both these topologies is that the rating of the switching devices is highly reduced to the rating of each cell. But the main drawback of these inverters are they require large number of switching devices which equals $2(N-1)$ where N is the number of levels. This number of switches is very high and which may increases the circuit complexity, and reduce its efficiency.

In cascaded Hbridge inverter, the dc link voltage unbalancing problem does not occur, thus easily expanded to multilevel. Due to these advantages, cascaded H-bridge inverter has been widely applied to applications such as HVDC, SVC, stabilizers, and high power motor drives. Apart from these, a multilevel power converter has been introduced as an alternative for high power and medium voltage situations such as laminators, mills, conveyors, pumps, fans, compressors and so on. Multilevel converter not only achieves high power ratings, but also enables the use of low power application in renewable energy sources such as photovoltaic, wind and fuel cells which can be easily interfaced to a multilevel converter system for a high power application [16].

This paper proposes a new Nine Level Inverter for a photovoltaic system. The nine level inverter is configured using a capacitor selection circuit and a full-bridge power converter, connected in cascade. The inverter contains only seven power electronic switches, which simplifies the circuit configuration.

The proposed inverter reduced the switching losses (because of all switches operate with fundamental frequency), complexity and control circuit. The output voltage of a PV array is low; a dc–dc power converter is used to boost the output voltage of the PV array. The output waveforms of multilevel inverters are in a stepped form; therefore they have reduced harmonics compared to a square wave inverter.

2. Study of Proposed System

The proposed photovoltaic system is composed of a PV array, a dc–dc power converter, and a new nine-level inverter. Fig.2. shows the configuration of the proposed photovoltaic system. The PV cell array is connected to the dc–dc power converter. The dc–dc power converter is a boost converter that incorporates a transformer with a turn's ratio of 2:1:1. The dc–dc power converter converts the output power of the PV array into three independent voltage sources with multiple

relationships, which are supplied to the nine-level inverter. This new nine-level inverter is composed of a capacitor selection circuit and a full-bridge power converter, connected in a cascade.

The power electronic switches of capacitor selection circuit determine the discharge of the three capacitors and the three capacitors are being discharged individually or in series. Due to the multiple relationships between the voltages of the dc capacitors, the capacitor selection circuit outputs a four level dc voltage. The full-bridge converter converts this four-level dc voltage to a nine-level ac voltage that is synchronized with the utility voltage.

In this way, the proposed photovoltaic system generates a sinusoidal output current that is in phase with the utility voltage and is fed into the utility, and therefore, the power factor become unity. The main advantage of this new nine-level inverter is that it contains only seven power electronic switches, therefore power circuit is become simplified.




Figure 1: Configuration of the proposed photovoltaic system

2.1. DC-DC Power Converter

The DC-DC converters can be used as switching mode regulators to convert an unregulated dc voltage to a regulated dc output voltage. The regulation is normally achieved by PWM at a fixed Frequency and the switching device is generally BJT, MOSFET or IGBT.

There are several different types of dc-dc converters, buck, boost, buck-boost and cuk etc. Buck converters will produce ripples on the PV module side currents and thus require a larger value of input capacitance on the module side. On the other hand, boost Converters produces low ripple on the PV module side, so in this experimental work, boost converter is used to verify the outputs. Here the DC–DC power converter consists of a boost converter and a current-fed forward converter.

A boost converter is a switch mode power supply that has an output voltage higher than its input voltage. The switching in a boost converter is done through a MOSFET or IGBT. When the switch is closed the current flows in the first loop only, and the current through the inductor grows. The switch then opens, and the voltage across the inductor and the input combine in series to charge up the output capacitor to a higher voltage than the input.

In the proposed system, boost converter is consists of an inductor LD, a power electronic switch SD1 and a diode DD1. The boost converter charges capacitor C1 of the nine-level inverter. The current-fed forward converter is consists of an inductor LD , power electronic switches SD1 and SD2, a transformer, and diodes DD2 , DD3 and DD4.

The current-fed forward converter charges capacitor C2 and C3 of the nine-level inverter. Fig. 2(a) and fig.2 (b) shows the operating circuit of the dc–dc converter when SD1 is turned ON and SD1 is turned OFF respectively. When SD1 is turned on, the PV cell array C3 are charged in parallel by using the transformer, the voltage ratio of capacitors is the same as the turn ratio (2:1:1) of the transformer.

Therefore, the voltages of C1, C2 and C3 have multiple relationships. The voltage of C1 , C2 and C3 can be represented as supplies energy to the inductor LD . When SD1 is turned OFF, then SD2 is turned ON and the energy of inductor LD and the PV array charge capacitor C1 through diode DD1 and charge capacitor C2 and C3 through the transformer and diode DD3 and DD4 respectively.

Since capacitors C1, C2 and C3 are charged in parallel by using the transformer, the voltage ratio of capacitors is the same as the turn ratio (2:1:1) of the transformer. Therefore, the voltages of C1, C2 and C3 have multiple relationships. The voltage of C1, C2 and C3 can be represented as

$$V_{C1} = \frac{1}{(1 - D)} V_s \dots \dots (1)$$

$$V_{C2} = \frac{1}{2(1 - D)} V_s \dots \dots (2)$$

$$V_{C3} = \frac{1}{2(1 - D)} V_s \dots \dots (3)$$

Where Vs is the output voltage of PV array and D is the duty ratio of switch Sd1.




Figure 2: Operation of DC-DC power converter: (a) SD1 is ON and (b) SD1 is OFF.

The magnetizing inductance of the transformer is increases when SD2 is ON. Conventionally, the forward converter requires a third demagnetizing winding in order to discharge the energy stored in the magnetizing inductance back to the source. But, in the proposed dc–dc converter, when SD2 is turned OFF, the energy stored in the magnetizing inductance is delivered to capacitor C1 through DD2 and SD1 and not back to the dc source, the power efficiency is improved. And also the charging circuits for capacitors C1, C2 and C3 are integrated, so the power circuit is simplified.

2.2. Nine-Level Inverter

The nine-level inverter is consists of a capacitor selection circuit and a full-bridge power converter, which are connected in cascade. The operation of the nine level inverter can be divided into the positive half cycle and the negative half cycle of the utility. For the analysis, the power electronic switches and diodes are assumed to be ideal. Let V_{dc} be the total output voltage of the DC-DC converter. The voltages of capacitors C1, C2 and C3 in the capacitor selection circuit are constant and equal to $2V_{dc}/4$, $V_{dc}/4$ and $V_{dc}/4$ respectively. The operation of the nine-level inverter in the positive half cycle of the utility can be further divided into five modes, as shown in Fig. 3.




Figure 3: Operation of the nine-level inverter in the positive half cycle

(a) mode 1, (b) mode 2, (c) mode 3, (d) mode 4 and (e) mode 5

Mode 1: The operation of mode 1 is shown in Fig. 3(a) All the switches of the capacitor selection circuit are OFF, so C3 is discharged through D1 and the output voltage of the capacitor selection circuit is $V_{dc} / 4$ and S1 and S2 of the full-bridge power converter are ON. At this point, the output voltage of the nine-level inverter is directly equal to the output voltage of the capacitor selection circuit, which means the output voltage of the nine-level inverter is $V_{dc} / 4$.

Mode 2: The operation of mode 2 is shown in Fig. 3(b). In the capacitor selection circuit, SS2 is ON, SS1 and SS3 are OFF. So C1 is discharged through SS2, D2 and D3 and the output voltage of the capacitor selection circuit is $2V_{dc} / 4$ and S1 and S2 of the full-bridge power converter are ON. At this point, the output voltage of the nine-level inverter is $2V_{dc} / 4$.

Mode 3: The operation of mode 3 is shown in Fig. 3(c). In the capacitor selection circuit, SS1 is ON, SS2 and SS3 are off. Both C1 and C2 are discharged in series and the output voltage of the capacitor selection circuit is $3V_{dc} / 4$ and S1 and S2 of the full-bridge power converter are ON. At this point, the output voltage of the nine-level inverter is $3V_{dc} / 4$.

Mode 4: The operation of mode 4 is shown in Fig. 3(d). In the capacitor selection circuit, SS1 and SS3 are ON, SS2 is off. Capacitors C1, C2 and C3 are discharged in series and the output voltage of the capacitor selection circuit is V_{dc} and S1 and S2 of the full-bridge power converter are ON. At this point, the output voltage of the nine-level inverter is V_{dc} .

Mode 5: The operation of mode 5 is shown in Fig. 3(e). All the switches of the capacitor selection circuit are OFF. The output voltage of the capacitor selection circuit is $V_{dc}/4$. Only S_2 of the full-bridge power converter is ON. Since the output current of the nine-level inverter is positive and passes through the filter inductor, it forces the anti parallel diode of S_4 to be switched ON for continuous conduction of the filter inductor current. At this point, the output voltage of the nine-level inverter is zero. Therefore, in the positive half cycle, the output voltage of the nine-level inverter has five levels: V_{dc} , $3V_{dc}/4$, $2V_{dc}/4$, $V_{dc}/4$ and 0.

In the negative half cycle, the output current of the nine-level inverter is negative. The operation of the ninelevel inverter can also be divided into five modes, as shown in Fig.4. The operation of the capacitor selection circuit in the negative half cycle is the same as that in the positive half cycle.

The difference is that S_3 and S_4 of the full-bridge power converter are ON during modes 6, 7, and 8, 9 and S_4 is also ON during mode 10 of the negative half cycle. Therefore, the output voltage of the capacitor selection circuit is inverted by the full-bridge power converter, so the output voltage of the nine-level inverter also has five levels: $-V_{dc}$, $-3V_{dc}/4$, $-2V_{dc}/4$, $-V_{dc}/4$ and 0. Therefore, the output voltage of the nine-level inverter has the voltage levels: V_{dc} , $3V_{dc}/4$, $2V_{dc}/4$, $V_{dc}/4$, 0, $-V_{dc}/4$, $-2V_{dc}/4$, $-3V_{dc}/4$, $-V_{dc}$.




Fig.4. Operation of the nine-level inverter in the negative half cycle
 (a) mode 6, (b) mode 7, (c) mode 8, (d) mode 9 and (e) mode 10.

Since only seven power electronic switches are used in the proposed nine-level inverter, the power circuit is significantly simplified compared with a conventional nine level inverter. It can be seen that the change in the output voltage of the nine-level inverter for each switching operation is $V_{dc}/4$, so switching power loss is reduced.

3. Simulation Results And Analysis

The simulation and verification of Nine- Level Inverter technique is done in Matlab/ /Simulink Software.

The multilevel inverters are used as voltage source inverters (VSIs) in the static synchronous compensator (STATCOM), a reactive power compensating device used for voltage regulation in power systems.[9] There are mainly three types of multilevel inverters, Diode- Clamped, Flying Capacitor and Cascade Multilevel Inverter (CMLI).

Among these three, CMLI has a modular structure and requires least number of components as compared to other two topologies, and as a result, it is widely used for many applications in electrical engineering. [12-15]To produce multilevel output ac voltage using different levels of dc inputs, the semiconductor devices must be switched on and off in such a way that the fundamental voltage is obtained as desired along with the elimination of certain number of higher order harmonics in order to have least harmonic distortion in the ac output voltage.[16-17] The proposed nine level inverter is simulated using MAT LAB.




Figure 5: Simulation Diagram of nine level inverter




Figure 6: Output Voltage Wave Form of Nine Level Inverter

Simulation parameters

Parameters	Value
Power Supply	10V
Capacitor	1000 μ F
Load Resistor	1K Ω
Inductor	1mH
Transformer	2:1:1 ratio
MOSFET	
Diode	

TABLE 1 Comparison of Different Multilevel Inverter Switches

Inverter Type	Number of Switches			
	5-level	7-level	9-level	11-level
Cascaded H Bridge	8	12	16	20
Proposed method	6	8	10	12
% Switching Reduction	25 %	33.3%	37.5%	40%
% Harmonic Reduction	30.26	25.14	20.18	18.24

Voltage Levels	States Power Electronic Switches						
	S _{S1}	S _{S2}	S _{S3}	S ₁	S ₂	S ₃	S ₄
V _{dc}	1	0	1	1	1	0	0
3V _{dc} /4	1	0	0	1	1	0	0
2V _{dc} /4	0	1	0	1	1	0	0
V _{dc} /4	0	0	0	1	1	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	1
-V _{dc} /4	0	0	0	0	0	1	1
-2V _{dc} /4	0	1	0	0	0	1	1
-3V _{dc} /4	1	0	0	0	0	1	1
V _{dc}	1	0	1	0	0	1	1

According to the states of power electronic switches, different control pulses can be generated for a time period of 20ms (frequency Of 50Hz).

First pulse shows the gate signal for S1 and S2 in the nine level inverter. When S1 and S2 are ON, at that time S3 and S4 are OFF. In the positive half cycle, S1 and S2 are ON and in the negative half cycle S3 and S4 are ON. Second pulse shows the gating signal for S3 and S4.

Switching pulses of Ss1, Ss2 and Ss3 are determines the different voltage levels in the nine-level inverter. Third figure shows the gating signal for Ss2. When Ss2 is ON, the output voltage becomes 2Vdc /4 and -2Vdc /4. Fourth figure shows the gating signal for Ss1. When Ss1 is ON, the output voltage becomes 3Vdc /4 and -3Vdc /4. Fifth figure shows the gating 6 signal for Ss3. When Ss3 is ON, the output voltage becomes Vdc and -Vdc.

4. Conclusion

This paper is based on a Nine-Level Inverter for a photovoltaic system. The DC energy generated by the photovoltaic system is converted to AC energy and that is fed into the utility grid. Due to the low output voltage of the PV system, a DC-DC converter is used to boost the output voltage, so it can be match the DC output voltage of the inverter.

Then a nine-level inverter is used to convert this DC voltage into AC voltage and fed into utility.The nine level inverter is configured using a capacitor selection circuit and a full-bridge power converter, connected in cascade. The capacitor selection circuit consists of three capacitors and they charged in parallel by using a transformer and the voltage ratio of the capacitors is the same as the turn’s ratio of the transformer. So the power circuit is simplified.

Because of the multiple relationships between the voltages of the dc capacitors, the capacitor selection circuit outputs a four-level dc voltage.The nine level inverter further converts this four -level dc voltage to a nine-level ac voltage that is synchronized with the utility voltage. The inverter contains only seven power electronic switches, which simplifies the circuit configuration.

As compared to ordinary inverter, the voltage change in each switching operation for a multilevel inverter is reduced, so that the proposed inverter reduces the switching losses, complexity of the circuit. The output waveforms of multilevel inverters are in a stepped form; therefore they have reduced harmonics compared to a square wave inverter.

5. References

- [1] R. Dugan, T. McDermott, "Distributed generation," IEEE Ind. Appl. Mag., vol. 8, no. 2, pp. 19-25, Mar./Apr. 2002.
- [2] R. A. Mastromauro, M. Liserre, and A. Dell'Aquila, "Control issues in single-stage photovoltaic systems: MPPT, current and voltage control," IEEE Trans. Ind. Informat., vol. 8, no. 2, pp. 241–254, May. 2012.
- [3] N. Mohan, T. M. Undeland, and W. P. Robbins, "Power Electronics Converters, Applications and Design", Media Enhanced 3rded. New York, NY, USA: Wiley, 2003.
- [4] J.-M. Shen, H. L. Jou, and J. C. Wu, "Novel transformer-less grid connected power converter with negative grounding for photovoltaic generation system," IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1818– 1829, Apr. 2012.
- [5] Jinn-Chang Wu, Member, IEEE, and Chia-Wei Chou, "A Solar Power Generation System With a Seven-Level Inverter", IEEE Trans. on power electronics, vol. 29, no. 7, July 2014
- [6] K. Hasegawa and H. Akagi, "Low-modulation-index operation of a five level diode-clamped pwm inverter with a dc-voltagebalancing circuit for a motor drive," IEEE Trans. Power Electron., vol. 27, no. 8, pp. 3495–3505, Aug. 2012.
- [7] E. Pouresmaeil, D. Montesinos-Miracle, and O. Gomis- Bellmunt, "Control scheme of three-level NPC inverter for integration of renewable energy resources into AC grid," IEEE Syst. J., vol. 6, no. 2, pp. 242–253, Jun. 2012.
- [8] S. Srikanthan and M. K. Mishra, "DC capacitor voltage equalization in neutral clamped inverters for DSTATCOM application," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2768–2775, Aug. 2010
- [9] N. A. Rahim, K. Chaniago, and J. Selvaraj, "Singlephase seven-level grid-connected inverter for photovoltaic system," IEEE Trans. Ind. Electr., vol. 58, no. 6, pp. 2435– 2443, Jun. 2011.
- [10] S. Thielemans, A. Ruderman, B. Reznikov, and J. Melkebeek, "Improved natural balancing with modified phase-shifted PWM for single-leg fivelevel flying-capacitor converters," IEEE Trans. Power Electron., vol. 27, no. 4, pp. 1658–1667, Apr. 2012.
- [11] S. Choi and M. Saeedifard, "Capacitor voltage balancing of flying capacitor multilevel converters by space vector PWM," IEEE Trans. Power Delivery, vol. 27, no. 3, pp. 1154–1161, Jul. 2012.
- [12] L. Maharjan, T. Yamagishi, and H. Akagi, "Activepower control of individual converter cells for a battery energy storage system based on a multilevel cascade pwm converter," IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1099–1107, Mar. 2012.
- [13] A. J. Watson, P.W. Wheeler, and J. C. Clare, "A complete harmonic elimination approach to DC link voltage-balancing for cascaded multilevelrectifier," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2946–2953, Dec. 2007
- [14] S. Sirisukprasert, A. Q. Huang, and J. S. Lai, "Modeling, analysis and control of cascaded-multilevel converter-based STATCOM," in Proc. IEEE Power Eng. Soc., 2003, pp. 2561–2568.
- [15] T. Eram and P. L. Chapman, "Comparison of photovoltaic array maximum power point tracking techniques," IEEE Trans. Energy Convers., vol. 22, no. 2, pp. 439–449, Jun. 2007.

- [16] D. Floricau, E. Floricau, and G. Gateau, “New multilevel converters with coupled inductors: Properties and control,” *IEEE Trans. Ind. Electron.*, vol. 58, no. 12, pp. 5344–5351, Dec. 2011.